Skip to main content
In the News

Codasip collaborates with Siemens to deliver trace solution for custom processors

By September 5, 2023No Comments

Munich, Germany, 5 September 2023 – Codasip®, the leader in RISC-V Custom Compute, now offers the Tessent™ Enhanced Trace Encoder solution from the Tessent Embedded Analytics product line at Siemens EDA with its customizable RISC-V cores. Through the joint solution, developers can efficiently trace and debug issues between silicon and software, and accurately understand real-time behaviors of even the most complex customized designs based on Codasip RISC-V processors™.

Read the full article.

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.