Skip to main content
In the News

SemiDynamics teams for multicore RISC-V chiplet boost

Semidynamics in Spain has teamed up with SignatureIP in the US to combine multi-core RISC-V IP with CHI interconnect for the development of the latest chiplet AI chips.

SignatureIP’s Coherent network on chip (NoC) IP is designed for chiplet designs and supports a transport layer for chiplet communication using ARM’s Coherent Hub Interface (CHI) interconnect standard.

Read the full article.

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.