Skip to main content
In the News

DAC 2024 Day One: Designing Chiplets and AI with RISC-V

By June 25, 2024June 26th, 2024No Comments

Watch the first of our roundups from DAC 2024, taking place this week at the Moscone Center in San Francisco, where we talk about the EDA, tools and support for designing heterogenous systems using chiplets and advanced packaging, as well as designing AI using RISC-V.

In this video, we have interviews with Shankar Krishnamoorthy, general manager of EDA business at Synopsys, in which he talks about the convergence of silicon and systems, multi-die chiplet designs, and how EDA technologies need to address them. He also talks about virtualizing hardware, virtual product development and accelerating chip design cycles using generative AI.

Read the article here.

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.