News from and about the RISC-V community, RISC-V products, members, and technical accomplishments
Interested in sharing your content with the RISC-V Community?
![](https://riscv.org/wp-content/uploads/2023/08/IN-THE-NEWS-1024x512.png)
RAID RISC-V NAS built using a Banana Pi BPI-F3 single board computer and a JMB582…
iszhengJune 30, 2024
![](https://riscv.org/wp-content/uploads/2024/02/Codasip-Logo-SafeZone-Black-1024x509.png)
This week, the 2024 edition of RISC-V Summit Europe took place in lovely Munich, Germany.…
iszhengJune 28, 2024
![](https://riscv.org/wp-content/uploads/2023/08/IN-THE-NEWS-1024x512.png)
At every point in the design process, RISC-V developers can make use of the advancements…
iszhengJune 27, 2024
Munich, Germany. SiFive, Inc. announced an innovative design of its SiFive Essential product family at the…
iszhengJune 27, 2024
![](https://riscv.org/wp-content/uploads/2024/02/Axiomise_Logo-1024x536.jpg)
Axiomise’s Nicky Khodadad and Ashish Darbari discuss simulation and the need for formal verification and…
iszhengJune 27, 2024
SiFive is seeing growing adoption, with more than two billion SiFive RISC-V-based chips already in…
iszhengJune 26, 2024
![](https://riscv.org/wp-content/uploads/job-manager-uploads/company_logo/2024/01/new_logo-Semidynamics-1024x216.jpg)
Semidynamics Tensor Unit efficiency data for its “All-In-One” AI IP, which uses a LlaMA-2 7B-parameter…
iszhengJune 25, 2024
Combining IP from two RISC-V leaders with an independently developed NPU brings advanced AI acceleration…
iszhengJune 25, 2024
SiFive announced the 4th generation of RISC-V CPU cores for embedded applications at RISC-V Summit…
iszhengJune 25, 2024